MMU implementation

Short question: where does page table reside? Is it in MMU (totally hardware implementation) or in RAM (OS involved)?

I am trying to figure out whether the RAM access involved in mapping linear address onto physical in case of TLB miss. I guess the answer in "no" and implementation is totally hardware, but I am not sure. I saw mention that it can be as hardware as software, but I am interested in common case of Intel processors.

Answers


TLB in Intel architecture is handled in the hardware. This paper from intel references the TLB implementation.


Need Your Help

simultaneous Outlook reminders on multiple devices

windows outlook synchronization reminders

Disclaimer: This is not actually a programming question, but I feel the audience on stackoverflow is more likely to have an answer than most question/answer sites out there.

i want to implement div scrollbar relative to window scrollbar

php jquery html5 scroll scrollbar

I want to implementing tyniscrollbar to my div element in form .

About UNIX Resources Network

Original, collect and organize Developers related documents, information and materials, contains jQuery, Html, CSS, MySQL, .NET, ASP.NET, SQL, objective-c, iPhone, Ruby on Rails, C, SQL Server, Ruby, Arrays, Regex, ASP.NET MVC, WPF, XML, Ajax, DataBase, and so on.